| 000 | 06600nam a2200757 i 4500 | ||
|---|---|---|---|
| 001 | 6977799 | ||
| 003 | IEEE | ||
| 005 | 20200413152915.0 | ||
| 006 | m eo d | ||
| 007 | cr cn |||m|||a | ||
| 008 | 141223s2015 caua foab 001 0 eng d | ||
| 020 |
_a9781627056502 _qebook |
||
| 020 |
_z9781627056496 _qprint |
||
| 024 | 7 |
_a10.2200/S00612ED1V01Y201411DCS045 _2doi |
|
| 035 | _a(CaBNVSL)swl00404487 | ||
| 035 | _a(OCoLC)898746939 | ||
| 040 |
_aCaBNVSL _beng _erda _cCaBNVSL _dCaBNVSL |
||
| 050 | 4 |
_aT57.95 _b.S272 2015 |
|
| 082 | 0 | 4 |
_a003 _223 |
| 100 | 1 |
_aSasao, Tsutomu, _d1950-, _eauthor. |
|
| 245 | 1 | 0 |
_aApplications of zero-suppressed decision diagrams / _cTsutomu Sasao, Jon T. Butler. |
| 264 | 1 |
_aSan Rafael, California (1537 Fourth Street, San Rafael, CA 94901 USA) : _bMorgan & Claypool, _c2015. |
|
| 300 |
_a1 PDF (xvii, 105 pages) : _billustrations. |
||
| 336 |
_atext _2rdacontent |
||
| 337 |
_aelectronic _2isbdmedia |
||
| 338 |
_aonline resource _2rdacarrier |
||
| 490 | 1 |
_aSynthesis lectures on digital circuits and systems, _x1932-3174 ; _v# 45 |
|
| 538 | _aMode of access: World Wide Web. | ||
| 538 | _aSystem requirements: Adobe Acrobat Reader. | ||
| 500 | _aPart of: Synthesis digital library of engineering and computer science. | ||
| 504 | _aIncludes bibliographical references and index. | ||
| 505 | 0 | _a1. Introduction to zero-suppressed decision diagrams / Alan Mishchenko -- Chapter summary -- 1.1 Introduction -- 1.2 Definitions -- 1.2.1 BDD and ZDD reduction rules -- 1.3 Comparing BDDs and ZDDs -- 1.3.1 Boolean functions -- 1.3.2 Sets of subsets -- 1.3.3 Cube covers -- 1.4 Basic ZDD procedures -- 1.4.1 Procedures working with functions -- 1.4.2 Procedures working with covers -- 1.4.3 Generic structure of a recursive ZDD procedure -- 1.5 Manipulation of sets -- 1.5.1 A case study of the CUDD source code -- 1.6 Manipulation of cube covers -- 1.7 Mixed ZDD/BDD applications -- 1.7.1 Computation of the set of all primes -- 1.7.2 Computation of an irredundant SOP -- 1.8 A list of published ZDD applications -- 1.9 Conclusions -- 1.10 Acknowledgements -- 1.11 Appendix A -- 1.12 Appendix B -- 1.13 Exercises -- References -- | |
| 505 | 8 | _a2. Efficient generation of prime implicants and irredundant sum-of-products expressions / Tsutomu Sasao -- Chapter summary -- 2.1 Logical expressions -- 2.2 Monotone and unate functions -- 2.3 Prime implicants -- 2.4 Generation of all the prime implicants -- 2.5 Generation of irredundant sum-of-products expressions -- 2.6 Morreale's algorithm -- 2.7 Conclusion and comments -- 2.8 Exercises -- References -- | |
| 505 | 8 | _a3. The power of enumeration-BDD/ZDD-based algorithms for tackling combinatorial explosion / Shin-ichi Minato -- Chapter summary -- 3.1 Introduction -- 3.2 BDDs/ZDDs and graph enumeration -- 3.3 Frontier-based method -- 3.3.1 Knuth's SimPath algorithm -- 3.3.2 Frontier-based method for various problems -- 3.3.3 Recent topics on the path enumeration problem -- 3.4 Conclusion -- 3.5 Exercises -- References -- | |
| 505 | 8 | _a4. Regular expression matching using zero-suppressed decision diagrams / Shinobu Nagayama -- Chapter summary -- 4.1 Introduction -- 4.2 Preliminaries -- 4.2.1 Regular expressions and finite automaton -- 4.2.2 Binary decision diagrams -- 4.3 BDDs and ZDDs for NFAs -- 4.3.1 Representations of NFAs using BDDs -- 4.3.2 Representations of NFAs using ZDDs -- 4.4 Matching method using BDDs and ZDDs -- 4.4.1 Regular expression matching method using BDDs [39] -- 4.4.2 Regular expression matching method using ZDDs -- 4.5 Experimental results -- 4.5.1 Comparison of the number of nodes -- 4.5.2 Comparison of computation time -- 4.6 Conclusion and comments -- AcknowledgmentS -- 4.7 Exercises -- References -- | |
| 505 | 8 | _aA. Solutions -- Authors' and editors' biographies -- Index. | |
| 506 | 1 | _aAbstract freely available; full-text restricted to subscribers or individual document purchasers. | |
| 510 | 0 | _aCompendex | |
| 510 | 0 | _aINSPEC | |
| 510 | 0 | _aGoogle scholar | |
| 510 | 0 | _aGoogle book search | |
| 520 | 3 | _aA zero-suppressed decision diagram (ZDD) is a data structure to represent objects that typically contain many zeros. Applications include combinatorial problems, such as graphs, circuits, faults, and data mining. This book consists of four chapters on the applications of ZDDs. The first chapter by Alan Mishchenko introduces the ZDD. It compares ZDDs to BDDs, showing why a more compact representation is usually achieved in a ZDD. The focus is on sets of subsets and on sum-of-products (SOP) expressions. Methods to generate all the prime implicants (PIs), and to generate irredundant SOPs are shown. A list of papers on the applications of ZDDs is also presented. In the appendix, ZDD procedures in the CUDD package are described. The second chapter by Tsutomu Sasao shows methods to generate PIs and irredundant SOPs using a divide and conquer method. This chapter helps the reader to understand the methods presented in the first chapter. The third chapter by Shin-Ichi Minato introduces the "frontier-based" method that efficiently enumerates certain subsets of a graph. The final chapter by Shinobu Nagayama shows a method to match strings of characters. This is important in routers, for example, where one must match the address information of an internet packet to the proper output port. It shows that ZDDs are more compact than BDDs in solving this important problem. Each chapter contains exercises, and the appendix contains their solutions. | |
| 530 | _aAlso available in print. | ||
| 588 | _aTitle from PDF title page (viewed on December 23, 2014). | ||
| 650 | 0 |
_aDecision logic tables _xMathematics. |
|
| 650 | 0 | _aGraphic methods. | |
| 650 | 0 | _aState-space methods. | |
| 653 | _alogic function | ||
| 653 | _aprime implicant | ||
| 653 | _asum-of-products expression | ||
| 653 | _abinary decision diagram | ||
| 653 | _azero-suppressed decision diagram | ||
| 653 | _agraph enumeration | ||
| 653 | _aCUDD package | ||
| 653 | _afrontier-based method | ||
| 653 | _adata-structure | ||
| 653 | _anon-deterministic automata | ||
| 653 | _aregular expression matching | ||
| 653 | _aone-hot code | ||
| 653 | _aintrusion detection | ||
| 700 | 1 |
_aButler, Jon T., _eauthor. |
|
| 776 | 0 | 8 |
_iPrint version: _z9781627056496 |
| 830 | 0 | _aSynthesis digital library of engineering and computer science. | |
| 830 | 0 |
_aSynthesis lectures on digital circuits and systems ; _v# 45. _x1932-3174 |
|
| 856 | 4 | 2 |
_3Abstract with links to resource _uhttp://ieeexplore.ieee.org/servlet/opac?bknumber=6977799 |
| 999 |
_c562101 _d562101 |
||