Welcome to P K Kelkar Library, Online Public Access Catalogue (OPAC)

Normal view MARC view ISBD view

System on chip test architectures : Nanometer design for testability

Contributor(s): Wang, Laung-Terng [ed.] | Stroud, Charles E. [ed.] | Touba, Nur A. [ed.].
Material type: materialTypeLabelArticleSeries: The Morgan Kaufmann series in systems on silicon / edited by Wayne Wolf. Publisher: Amsterdam Elsevier 2008Description: xix, 856p.ISBN: 9780123739735.Subject(s): System on a chip -- Testing | Integrated circuits -- Very large scale integration -- TestingDDC classification: 621.395 | Sy87
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode Item holds
Books Books PK Kelkar Library, IIT Kanpur
General Stacks 621.395 Sy87 (Browse shelf) Available A161217
Total holds: 0
Browsing PK Kelkar Library, IIT Kanpur Shelves , Collection code: General Stacks Close shelf browser
621.395 SA75I AN INTRODUCTION TO VLSI PHYSICAL DESIGN 621.395 Se23v VLSI PLACEMENT & GLOBAL ROUTING USING SIMULATED ANNEALING 621.395 Si58f FPGA design 621.395 Sy87 System on chip test architectures 621.395 T194F FUNDAMENTALS OF MODERN VLSI DEVICES 621.395 T194F FUNDAMENTALS OF MODERN VLSI DEVICES 621.395 V19V VLSI DESIGN

There are no comments for this item.

Log in to your account to post a comment.

Powered by Koha